39 lines
1.2 KiB
Diff
39 lines
1.2 KiB
Diff
From 040e839870bb864a62a1e769fdfbbc5de64a724d Mon Sep 17 00:00:00 2001
|
|
From: Kathiravan T <quic_kathirav@quicinc.com>
|
|
Date: Fri, 26 May 2023 18:23:05 +0530
|
|
Subject: [PATCH 24/41] arm64: dts: qcom: ipq9574: add QFPROM node
|
|
|
|
IPQ9574 has efuse region to determine the various HW quirks. Lets
|
|
add the initial support and the individual fuses will be added as they
|
|
are required.
|
|
|
|
Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org>
|
|
Signed-off-by: Kathiravan T <quic_kathirav@quicinc.com>
|
|
Signed-off-by: Bjorn Andersson <andersson@kernel.org>
|
|
Link: https://lore.kernel.org/r/20230526125305.19626-5-quic_kathirav@quicinc.com
|
|
---
|
|
arch/arm64/boot/dts/qcom/ipq9574.dtsi | 7 +++++++
|
|
1 file changed, 7 insertions(+)
|
|
|
|
diff --git a/arch/arm64/boot/dts/qcom/ipq9574.dtsi b/arch/arm64/boot/dts/qcom/ipq9574.dtsi
|
|
index 3bef06ea1c19..b6e4a8a73354 100644
|
|
--- a/arch/arm64/boot/dts/qcom/ipq9574.dtsi
|
|
+++ b/arch/arm64/boot/dts/qcom/ipq9574.dtsi
|
|
@@ -191,6 +191,13 @@ rng: rng@e3000 {
|
|
clock-names = "core";
|
|
};
|
|
|
|
+ qfprom: efuse@a4000 {
|
|
+ compatible = "qcom,ipq9574-qfprom", "qcom,qfprom";
|
|
+ reg = <0x000a4000 0x5a1>;
|
|
+ #address-cells = <1>;
|
|
+ #size-cells = <1>;
|
|
+ };
|
|
+
|
|
tlmm: pinctrl@1000000 {
|
|
compatible = "qcom,ipq9574-tlmm";
|
|
reg = <0x01000000 0x300000>;
|
|
--
|
|
2.34.1
|
|
|