41cc7edc15
The "/dts-v1/;" identifier is supposed to be present once at the top of a device tree file after the includes have been processed. In ath79, we therefore requested to have in the DTS files so far, and omit it in the DTSI files. However, essentially the syntax of the parent ath79.dtsi file already determines the DTS version, so putting it into the DTS files is just a useless repetition. Consequently, this patch puts the dts-v1 statement into the parent ath79.dtsi, which is (indirectly) included by all DTS files. All other occurences are removed. Since the dts-v1 statement needs to be before any other definitions, this also moves the includes to make sure the ath79.dtsi or its descendants are always included first. Signed-off-by: Adrian Schmutzler <freifunk@adrianschmutzler.de>
179 lines
2.9 KiB
Plaintext
179 lines
2.9 KiB
Plaintext
// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
|
|
|
|
#include "ar9344.dtsi"
|
|
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
#include <dt-bindings/input/input.h>
|
|
|
|
/ {
|
|
compatible = "teltonika,rut9xx", "qca,ar9344";
|
|
|
|
aliases {
|
|
serial0 = &uart;
|
|
serial1 = &hs_uart;
|
|
label-mac-device = ð1;
|
|
};
|
|
|
|
i2c0: i2c {
|
|
compatible = "i2c-gpio";
|
|
scl-gpios = <&gpio 16 (GPIO_ACTIVE_HIGH|GPIO_OPEN_DRAIN)>;
|
|
sda-gpios = <&gpio 17 (GPIO_ACTIVE_HIGH|GPIO_OPEN_DRAIN)>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
hwmon@4d {
|
|
compatible = "microchip,mcp3221";
|
|
reg = <0x4d>;
|
|
};
|
|
};
|
|
|
|
keys {
|
|
compatible = "gpio-keys";
|
|
|
|
reset {
|
|
label = "reset";
|
|
linux,code = <KEY_RESTART>;
|
|
gpios = <&gpio 15 GPIO_ACTIVE_LOW>;
|
|
debounce-interval = <60>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&ref {
|
|
clock-frequency = <40000000>;
|
|
};
|
|
|
|
&uart {
|
|
status = "okay";
|
|
};
|
|
|
|
&hs_uart {
|
|
status = "okay";
|
|
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pmx_uart2>;
|
|
|
|
rts-gpios = <&gpio 0 GPIO_ACTIVE_HIGH>;
|
|
rs485-rts-active-low;
|
|
linux,rs485-enabled-at-boot-time;
|
|
};
|
|
|
|
&spi {
|
|
status = "okay";
|
|
num-cs = <2>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pmx_spi>;
|
|
|
|
flash@0 {
|
|
compatible = "jedec,spi-nor";
|
|
reg = <0>;
|
|
spi-max-frequency = <25000000>;
|
|
|
|
partitions {
|
|
compatible = "fixed-partitions";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
partition@0 {
|
|
label = "u-boot";
|
|
reg = <0x0 0x20000>;
|
|
read-only;
|
|
};
|
|
|
|
config: partition@20000 {
|
|
label = "config";
|
|
reg = <0x20000 0x10000>;
|
|
read-only;
|
|
};
|
|
|
|
art: partition@30000 {
|
|
label = "art";
|
|
reg = <0x30000 0x10000>;
|
|
read-only;
|
|
};
|
|
|
|
partition@40000 {
|
|
label = "firmware";
|
|
reg = <0x40000 0xf30000>;
|
|
compatible = "tplink,firmware";
|
|
};
|
|
|
|
partition@f70000 {
|
|
label = "event-log";
|
|
reg = <0xf70000 0x90000>;
|
|
read-only;
|
|
};
|
|
};
|
|
};
|
|
|
|
microsd@1 {
|
|
status = "disabled";
|
|
|
|
compatible = "mmc-spi-slot";
|
|
spi-max-frequency = <25000000>;
|
|
reg = <1>;
|
|
voltage-ranges = <3200 3400>;
|
|
broken-cd;
|
|
};
|
|
};
|
|
|
|
&usb {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
status = "okay";
|
|
|
|
port@1 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
reg = <1>;
|
|
|
|
port@1 {
|
|
compatible = "usb-a-connector";
|
|
reg = <1>;
|
|
};
|
|
|
|
port@3 {
|
|
label = "RS-232 serial adapter";
|
|
reg = <3>;
|
|
};
|
|
|
|
port@4 {
|
|
label = "internal wwan modem";
|
|
reg = <4>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&usb_phy {
|
|
status = "okay";
|
|
};
|
|
|
|
&wmac {
|
|
status = "okay";
|
|
|
|
mtd-cal-data = <&art 0x1000>;
|
|
mtd-mac-address = <&config 0x0>;
|
|
mtd-mac-address-increment = <2>;
|
|
};
|
|
|
|
&pinmux {
|
|
pmx_spi: spi {
|
|
// SPI_CS1 on GPIO 3
|
|
pinctrl-single,bits = <0x0 0x07000000 0xff000000>;
|
|
};
|
|
|
|
pmx_leds_switch: leds_switch {
|
|
// switch port LEDs on GPIO 1, GPIO 13, GPIO 14 and GPIO 22
|
|
pinctrl-single,bits = <0x0 0x00002d00 0x0000ff00>,
|
|
<0xc 0x002c2b00 0x00ffff00>,
|
|
<0x14 0x002a0000 0x00ff0000>;
|
|
};
|
|
|
|
pmx_uart2: uart2 {
|
|
// UART1_DTR on GPIO 0, UART1_RD on GPIO 11, UART1_TD on GPIO 18
|
|
pinctrl-single,bits = <0x0 0x0 0xff>,
|
|
<0x10 0x4f000000 0xff000000>,
|
|
<0x3c 0x000b0000 0x00ff0000>;
|
|
};
|
|
};
|