0976b6c426
Set the PHY base address to 12 for mt7530 and 8 for others, which is based on the default setting for some devices from printing the register with the following command after it is written to by uboot during the boot cycle. `md 0x10117014 1` PHY_BASE option only uses 5 bits of the register, bits 16 to 20, so use 8-bit integer type. Set the option using the DTS property mediatek,ephy-base and create the gsw node if missing. Also, added a kernel message to display the EPHY base address. Note: If anything is written to a PHY address that is greater than 1 hex char (greater than 0xf) then there is adverse effects with Atheros switches. Signed-off-by: Michael Pratt <mcpratt@pm.me>
96 lines
1.4 KiB
Plaintext
96 lines
1.4 KiB
Plaintext
// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
|
|
|
|
#include "mt7620a_tplink_re2x0-v1.dtsi"
|
|
|
|
/ {
|
|
compatible = "tplink,re210-v1", "ralink,mt7620a-soc";
|
|
model = "TP-Link RE210 v1";
|
|
|
|
aliases {
|
|
led-boot = &led_power;
|
|
led-failsafe = &led_power;
|
|
led-running = &led_power;
|
|
led-upgrade = &led_power;
|
|
};
|
|
|
|
leds {
|
|
compatible = "gpio-leds";
|
|
|
|
led_power: power {
|
|
label = "green:power";
|
|
gpios = <&gpio1 3 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
rssi_high {
|
|
label = "green:rssi-high";
|
|
gpios = <&gpio1 1 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
rssi_low {
|
|
label = "red:rssi-low";
|
|
gpios = <&gpio1 2 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
wlan2g {
|
|
label = "green:wlan2g";
|
|
gpios = <&gpio3 0 GPIO_ACTIVE_LOW>;
|
|
linux,default-trigger = "phy1tpt";
|
|
};
|
|
|
|
wlan5g {
|
|
label = "green:wlan5g";
|
|
gpios = <&gpio0 1 GPIO_ACTIVE_LOW>;
|
|
linux,default-trigger = "phy0tpt";
|
|
};
|
|
};
|
|
};
|
|
|
|
&keys {
|
|
led_power {
|
|
label = "LED power";
|
|
gpios = <&gpio1 0 GPIO_ACTIVE_LOW>;
|
|
linux,code = <BTN_0>;
|
|
};
|
|
};
|
|
|
|
&state_default {
|
|
gpio {
|
|
groups = "i2c", "uartf", "wled", "rgmii1";
|
|
function = "gpio";
|
|
};
|
|
};
|
|
|
|
&gsw {
|
|
mediatek,port4-gmac;
|
|
mediatek,ephy-base = /bits/ 8 <8>;
|
|
};
|
|
|
|
ðernet {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&rgmii2_pins &mdio_pins>;
|
|
|
|
port@4 {
|
|
status = "okay";
|
|
|
|
phy-handle = <&phy4>;
|
|
phy-mode = "rgmii";
|
|
};
|
|
|
|
mdio-bus {
|
|
status = "okay";
|
|
|
|
phy4: ethernet-phy@4 {
|
|
reg = <4>;
|
|
phy-mode = "rgmii";
|
|
};
|
|
};
|
|
};
|
|
|
|
&gpio1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&gpio3 {
|
|
status = "okay";
|
|
};
|