88bf652525
Reorganize dtsi patches with upstream version and drop dtsi in 5.15 files. Also add an additional upstream patch for hwspinlock support. Refresh all the dts with needed changes. Signed-off-by: Christian Marangi <ansuelsmth@gmail.com>
409 lines
6.9 KiB
Plaintext
409 lines
6.9 KiB
Plaintext
#include "qcom-ipq8064-v2.0-smb208.dtsi"
|
|
|
|
#include <dt-bindings/input/input.h>
|
|
|
|
/ {
|
|
model = "TP-Link Archer VR2600v";
|
|
compatible = "tplink,vr2600v", "qcom,ipq8064";
|
|
|
|
memory@0 {
|
|
reg = <0x42000000 0x1e000000>;
|
|
device_type = "memory";
|
|
};
|
|
|
|
aliases {
|
|
mdio-gpio0 = &mdio0;
|
|
|
|
led-boot = &power;
|
|
led-failsafe = &general;
|
|
led-running = &power;
|
|
led-upgrade = &general;
|
|
};
|
|
|
|
keys {
|
|
compatible = "gpio-keys";
|
|
pinctrl-0 = <&button_pins>;
|
|
pinctrl-names = "default";
|
|
|
|
wifi {
|
|
label = "wifi";
|
|
gpios = <&qcom_pinmux 54 GPIO_ACTIVE_LOW>;
|
|
linux,code = <KEY_RFKILL>;
|
|
debounce-interval = <60>;
|
|
wakeup-source;
|
|
};
|
|
|
|
reset {
|
|
label = "reset";
|
|
gpios = <&qcom_pinmux 64 GPIO_ACTIVE_LOW>;
|
|
linux,code = <KEY_RESTART>;
|
|
debounce-interval = <60>;
|
|
wakeup-source;
|
|
};
|
|
|
|
wps {
|
|
label = "wps";
|
|
gpios = <&qcom_pinmux 65 GPIO_ACTIVE_LOW>;
|
|
linux,code = <KEY_WPS_BUTTON>;
|
|
debounce-interval = <60>;
|
|
wakeup-source;
|
|
};
|
|
|
|
dect {
|
|
label = "dect";
|
|
gpios = <&qcom_pinmux 67 GPIO_ACTIVE_LOW>;
|
|
linux,code = <KEY_PHONE>;
|
|
debounce-interval = <60>;
|
|
wakeup-source;
|
|
};
|
|
|
|
ledswitch {
|
|
label = "ledswitch";
|
|
gpios = <&qcom_pinmux 68 GPIO_ACTIVE_LOW>;
|
|
linux,code = <KEY_LIGHTS_TOGGLE>;
|
|
debounce-interval = <60>;
|
|
wakeup-source;
|
|
};
|
|
};
|
|
|
|
leds {
|
|
compatible = "gpio-leds";
|
|
pinctrl-0 = <&led_pins>;
|
|
pinctrl-names = "default";
|
|
|
|
dsl {
|
|
label = "white:dsl";
|
|
gpios = <&qcom_pinmux 7 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
usb {
|
|
label = "white:usb";
|
|
gpios = <&qcom_pinmux 8 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
lan {
|
|
label = "white:lan";
|
|
gpios = <&qcom_pinmux 9 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
wlan2g {
|
|
label = "white:wlan2g";
|
|
gpios = <&qcom_pinmux 16 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
wlan5g {
|
|
label = "white:wlan5g";
|
|
gpios = <&qcom_pinmux 17 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
power: power {
|
|
label = "white:power";
|
|
gpios = <&qcom_pinmux 26 GPIO_ACTIVE_HIGH>;
|
|
default-state = "keep";
|
|
};
|
|
|
|
phone {
|
|
label = "white:phone";
|
|
gpios = <&qcom_pinmux 53 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
wan {
|
|
label = "white:wan";
|
|
gpios = <&qcom_pinmux 56 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
general: general {
|
|
label = "white:general";
|
|
gpios = <&qcom_pinmux 66 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&qcom_pinmux {
|
|
led_pins: led_pins {
|
|
mux {
|
|
pins = "gpio7", "gpio8", "gpio9", "gpio16", "gpio17",
|
|
"gpio26", "gpio53", "gpio56", "gpio66";
|
|
function = "gpio";
|
|
drive-strength = <2>;
|
|
bias-pull-up;
|
|
};
|
|
};
|
|
|
|
button_pins: button_pins {
|
|
mux {
|
|
pins = "gpio54", "gpio64", "gpio65", "gpio67", "gpio68";
|
|
function = "gpio";
|
|
drive-strength = <2>;
|
|
bias-pull-up;
|
|
};
|
|
};
|
|
|
|
spi_pins: spi_pins {
|
|
mux {
|
|
pins = "gpio18", "gpio19", "gpio21";
|
|
function = "gsbi5";
|
|
bias-pull-down;
|
|
};
|
|
|
|
data {
|
|
pins = "gpio18", "gpio19";
|
|
drive-strength = <10>;
|
|
};
|
|
|
|
cs {
|
|
pins = "gpio20";
|
|
drive-strength = <10>;
|
|
bias-pull-up;
|
|
};
|
|
|
|
clk {
|
|
pins = "gpio21";
|
|
drive-strength = <12>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&gsbi5 {
|
|
qcom,mode = <GSBI_PROT_SPI>;
|
|
status = "okay";
|
|
|
|
spi4: spi@1a280000 {
|
|
status = "okay";
|
|
|
|
pinctrl-0 = <&spi_pins>;
|
|
pinctrl-names = "default";
|
|
|
|
cs-gpios = <&qcom_pinmux 20 GPIO_ACTIVE_HIGH>;
|
|
|
|
flash@0 {
|
|
compatible = "jedec,spi-nor";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
spi-max-frequency = <50000000>;
|
|
reg = <0>;
|
|
|
|
partitions {
|
|
compatible = "fixed-partitions";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
partition@0 {
|
|
label = "SBL1";
|
|
reg = <0x0 0x20000>;
|
|
read-only;
|
|
};
|
|
|
|
partition@20000 {
|
|
label = "MIBIB";
|
|
reg = <0x20000 0x20000>;
|
|
read-only;
|
|
};
|
|
|
|
partition@40000 {
|
|
label = "SBL2";
|
|
reg = <0x40000 0x40000>;
|
|
read-only;
|
|
};
|
|
|
|
partition@80000 {
|
|
label = "SBL3";
|
|
reg = <0x80000 0x80000>;
|
|
read-only;
|
|
};
|
|
|
|
partition@100000 {
|
|
label = "DDRCONFIG";
|
|
reg = <0x100000 0x10000>;
|
|
read-only;
|
|
};
|
|
|
|
partition@110000 {
|
|
label = "SSD";
|
|
reg = <0x110000 0x10000>;
|
|
read-only;
|
|
};
|
|
|
|
partition@120000 {
|
|
label = "TZ";
|
|
reg = <0x120000 0x80000>;
|
|
read-only;
|
|
};
|
|
|
|
partition@1a0000 {
|
|
label = "RPM";
|
|
reg = <0x1a0000 0x80000>;
|
|
read-only;
|
|
};
|
|
|
|
partition@220000 {
|
|
label = "APPSBL";
|
|
reg = <0x220000 0x80000>;
|
|
read-only;
|
|
};
|
|
|
|
partition@2a0000 {
|
|
label = "APPSBLENV";
|
|
reg = <0x2a0000 0x40000>;
|
|
read-only;
|
|
};
|
|
|
|
partition@2e0000 {
|
|
label = "OLDART";
|
|
reg = <0x2e0000 0x40000>;
|
|
read-only;
|
|
};
|
|
|
|
partition@320000 {
|
|
label = "firmware";
|
|
reg = <0x320000 0xc60000>;
|
|
compatible = "openwrt,uimage";
|
|
openwrt,offset = <512>; /* account for pad-extra 512 */
|
|
};
|
|
|
|
/* hole 0xf80000 - 0xfaf100 */
|
|
|
|
partition@faf100 {
|
|
label = "default-mac";
|
|
reg = <0xfaf100 0x00200>;
|
|
read-only;
|
|
|
|
compatible = "nvmem-cells";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
macaddr_defaultmac_0: macaddr@0 {
|
|
reg = <0x0 0x6>;
|
|
};
|
|
};
|
|
|
|
partition@fc0000 {
|
|
label = "ART";
|
|
reg = <0xfc0000 0x40000>;
|
|
read-only;
|
|
|
|
compatible = "nvmem-cells";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
precal_ART_1000: precal@1000 {
|
|
reg = <0x1000 0x2f20>;
|
|
};
|
|
|
|
precal_ART_5000: precal@5000 {
|
|
reg = <0x5000 0x2f20>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&usb3_0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&usb3_1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&pcie0 {
|
|
status = "okay";
|
|
|
|
bridge@0,0 {
|
|
reg = <0x00000000 0 0 0 0>;
|
|
#address-cells = <3>;
|
|
#size-cells = <2>;
|
|
ranges;
|
|
|
|
wifi@1,0 {
|
|
compatible = "pci168c,0040";
|
|
reg = <0x00010000 0 0 0 0>;
|
|
|
|
nvmem-cells = <&macaddr_defaultmac_0>, <&precal_ART_1000>;
|
|
nvmem-cell-names = "mac-address", "pre-calibration";
|
|
mac-address-increment = <(-1)>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&pcie1 {
|
|
status = "okay";
|
|
max-link-speed = <1>;
|
|
|
|
bridge@0,0 {
|
|
reg = <0x00000000 0 0 0 0>;
|
|
#address-cells = <3>;
|
|
#size-cells = <2>;
|
|
ranges;
|
|
|
|
wifi@1,0 {
|
|
compatible = "pci168c,0040";
|
|
reg = <0x00010000 0 0 0 0>;
|
|
|
|
nvmem-cells = <&macaddr_defaultmac_0>, <&precal_ART_5000>;
|
|
nvmem-cell-names = "mac-address", "pre-calibration";
|
|
};
|
|
};
|
|
};
|
|
|
|
&mdio0 {
|
|
status = "okay";
|
|
|
|
pinctrl-0 = <&mdio0_pins>;
|
|
pinctrl-names = "default";
|
|
|
|
phy0: ethernet-phy@0 {
|
|
reg = <0>;
|
|
qca,ar8327-initvals = <
|
|
0x00004 0x7600000 /* PAD0_MODE */
|
|
0x00008 0x1000000 /* PAD5_MODE */
|
|
0x0000c 0x80 /* PAD6_MODE */
|
|
0x000e4 0x6a545 /* MAC_POWER_SEL */
|
|
0x000e0 0xc74164de /* SGMII_CTRL */
|
|
0x0007c 0x4e /* PORT0_STATUS */
|
|
0x00094 0x4e /* PORT6_STATUS */
|
|
>;
|
|
};
|
|
|
|
phy4: ethernet-phy@4 {
|
|
reg = <4>;
|
|
};
|
|
};
|
|
|
|
&gmac1 {
|
|
status = "okay";
|
|
phy-mode = "rgmii";
|
|
qcom,id = <1>;
|
|
|
|
pinctrl-0 = <&rgmii2_pins>;
|
|
pinctrl-names = "default";
|
|
|
|
nvmem-cells = <&macaddr_defaultmac_0>;
|
|
nvmem-cell-names = "mac-address";
|
|
mac-address-increment = <1>;
|
|
|
|
fixed-link {
|
|
speed = <1000>;
|
|
full-duplex;
|
|
};
|
|
};
|
|
|
|
&gmac2 {
|
|
status = "okay";
|
|
phy-mode = "sgmii";
|
|
qcom,id = <2>;
|
|
|
|
nvmem-cells = <&macaddr_defaultmac_0>;
|
|
nvmem-cell-names = "mac-address";
|
|
|
|
fixed-link {
|
|
speed = <1000>;
|
|
full-duplex;
|
|
};
|
|
};
|
|
|
|
&adm_dma {
|
|
status = "okay";
|
|
};
|