02629d8f87
Targets were build tested and patches are refreshed. Signed-off-by: Luka Perkov <luka@openwrt.org> SVN-Revision: 42463
26 lines
840 B
Diff
26 lines
840 B
Diff
From b11c02becb4dadf5c375fef4b98f92af67106f18 Mon Sep 17 00:00:00 2001
|
|
From: Georgi Djakov <gdjakov@mm-sol.com>
|
|
Date: Tue, 20 May 2014 19:50:54 +0300
|
|
Subject: [PATCH 101/182] clk: qcom: Fix blsp2_ahb_clk register offset
|
|
|
|
The address of the blsp2_ahb_clk register is incorrect. Fix it.
|
|
|
|
Signed-off-by: Georgi Djakov <gdjakov@mm-sol.com>
|
|
Reviewed-by: Stephen Boyd <sboyd@codeaurora.org>
|
|
Signed-off-by: Mike Turquette <mturquette@linaro.org>
|
|
---
|
|
drivers/clk/qcom/gcc-msm8974.c | 2 +-
|
|
1 file changed, 1 insertion(+), 1 deletion(-)
|
|
|
|
--- a/drivers/clk/qcom/gcc-msm8974.c
|
|
+++ b/drivers/clk/qcom/gcc-msm8974.c
|
|
@@ -1341,7 +1341,7 @@ static struct clk_branch gcc_blsp1_uart6
|
|
};
|
|
|
|
static struct clk_branch gcc_blsp2_ahb_clk = {
|
|
- .halt_reg = 0x05c4,
|
|
+ .halt_reg = 0x0944,
|
|
.halt_check = BRANCH_HALT_VOTED,
|
|
.clkr = {
|
|
.enable_reg = 0x1484,
|